Our website is made possible by displaying online advertisements to our visitors. Please consider supporting us by whitelisting our website.

If VD is less than expected (normal) for a self-biased JFET circuit, then it could be caused by a(n)

Question:

If VD is less than expected (normal) for a self-biased JFET circuit, then it could be caused by a(n)

A.

open rg.

B.

open gate lead.

C.

fet internally open at gate.

D.

all of the above

Answer» d. all of the above

Note: The above multiple-choice question is for all general and Competitive Exams in India